Estimation of Probability of Different Functional Faults Caused by Spot Defects in VLSI Circuits
نویسندگان
چکیده
In this paper we consider practical approach for identification of types of functional faults caused by shorts in conductive layers of IC layout and estimation of probability of occurrence of identified faults.
منابع مشابه
Estimation of the Usefulness of Test Vector Components for Detecting Faults Resulting from Shorts in Standard Cells
ABSTRACT: This paper proposes a new methodology for estimation of effectiveness of the test vector components for detecting faults resulting from shorts in digital CMOS standard cells. This methodology is based on the developed approach of identification and probability of occurrence estimation of different types functional faults caused by spot defects in conductive layers of VLSI circuit layo...
متن کاملLayout Level Design for Testability Strategy Applied to a CMOS Cell Library
The LLDFT rules used in this work allow to avoid some hard to detect faults or even undetectable faults on a cell library by modifying the cell layout whithout changing their behaviour and achieving a good level of reliability. These rules avoid some open faults or reduce their appearance probability. The main purpose has been to apply that set of LLBFT rules on the cells of the library designe...
متن کاملProbabilistic analysis of CMOS physical defects in VLSI circuits for test coverage improvement
A new methodology of probabilistic analysis of CMOS physical defects in complex gates for the defect-based test is proposed. It is based on the developed approach for the identi®cation and estimation of the probability of actual faulty functions resulting from shorts caused by spot defects in conductive layers of IC layout. The aim of this methodology is realistic representation of physical def...
متن کاملNovel Defect Terminolgy Beside Evaluation And Design Fault Tolerant Logic Gates In Quantum-Dot Cellular Automata
Quantum dot Cellular Automata (QCA) is one of the important nano-level technologies for implementation of both combinational and sequential systems. QCA have the potential to achieve low power dissipation and operate high speed at THZ frequencies. However large probability of occurrence fabrication defects in QCA, is a fundamental challenge to use this emerging technology. Because of these vari...
متن کاملYield-Optimal Cell Layout Synthesis for CMOS Logic Cells
The recent improvement of VLSI process technologies enables us to integrate a large number of transistors on one chip, and significantly improves the circuit performance. On the other hand, the methodology of VLSI design becomes more and more complex and some new problems, such as Design For Manufacturability (DFM) have arisen. Due to the very high costs associated with the manufacturability of...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2000